



# Model Name: T645HF02 V1

Issue Date: 2011/06/01

(\*)Preliminary Specifications

( )Final Specifications

Customer Signature	Date	AUO	Date							
Approved By		Approval By PM Director  Kelly Kao								
Note		Reviewed By RD Director  Allen CK Wu								
		Reviewed By Project Leader  Hsen Hau Hsu								
		Prepared By PM  Lydia Liu								





## **Contents**

	1	
No		
		CONTENTS
		RECORD OF REVISIONS
1		GENERAL DESCRIPTION
2		ABSOLUTE MAXIMUM RATINGS
3		ELECTRICAL SPECIFICATION
	3-1	ELECTRIACL CHARACTERISTICS
	3-2	AC Electrical Characteristics
	3-3	Interface Connections
	3-4	Signal Timing Specification
	3-5	Signal Timing Waveforms
	3-6	Color Input Data Reference
	3-7	Power Sequence for LCD
	3-8	Backlight Specification
4		OPTICAL SPECIFICATION
5		MECHANICAL CHARACTERISTICS
6		RELIABILITY TEST ITEMS
7		INTERNATIONAL STANDARD
	7-1	SAFETY
	7-2	EMC
8		PACKING
	8-1	DEFINITION OF LABEL
	8-2	PACKING METHODS
	8-3	PALLET AND SHIPMENT INFORMATION
9		PRECAUTION
	9-1	MOUNTING PRECAUTIONS
	9-2	OPERATING PRECAUTIONS
	9-3	ELECTROSTATIC DISCHARGE CONTROL
	9-4	PRECAUTIONS FOR STRONG LIGHT EXPOSURE
	9-5	STORAGE
	9-6	HANDLING PRECAUTIONS FOR PROTECT FILM





## **Record of Revision**

Version	Date	Page	Description
0.0	2011/05/26		First release
0.1	0011/6/1	10	Revise pin12 definition by updating BLU on voltage from 2.0v~5.5v to
0.1	2011/6/1	18	2.0v~3.3v.





## 1. General Description

This specification applies to the 64.5 inch Color TFT-LCD Module T645HF02 V1. This LCD module has a TFT active matrix type liquid crystal panel 1920 x 1080 pixels, and diagonal size of 64.5 inch. This module supports 1920 x 1080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.

The T645HF02 V1 has been designed to apply the 10-bit 4 channel LVDS interface method. It is intended to support displays where high brightness, wide viewing angle, high color saturation, and high color depth are very important.

#### \* General Information

Items	Specification	Unit	Note
Active Screen Size	64.53	inch	
Display Area	1428.48 (H) x 803.52 (V)	mm	
Outline Dimension	1479.7 (H) x 887.9 (V) x 17.6 (D)	mm	Including decoration part
Driver Element	a-Si TFT active matrix		
Display Colors	10 bit, 1.07B	Colors	
Number of Pixels	1920 x 1080	Pixel	
Pixel Pitch	0.744	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	HC, 3H		
Best Viewing Distance	2.4	М	



# T645HF02 V1 Product Specification

## 2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit


Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	$V_{DD}$	-0.3	14	[Volt]	Note 1
Input Voltage of Signal	Vin	-0.3	4	[Volt]	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10 90		[%RH]	Note 2
Storage Temperature	TST	ST -20 +60		[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST	-	65	[°C]	Note 3

Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39 $^{\circ}$ C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than  $40^{\circ}$ C, the wet bulb temperature must not exceed  $39^{\circ}$ C.

Note 3: Surface temperature is measured at 50°C Dry condition







## 3. Electrical Specification


The T645HF02 V1 requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input for BLU is to power inverter.

#### 3.1 Electrical Characteristics

	Devementor	Cymahal		Value		l lmit	Niete
	Parameter	Symbol	Min.	Тур.	Max	Unit	Note
LCD							
Power Sup	oply Input Voltage	$V_{DD}$	10.8	12.0	13.2	$V_{DC}$	1
Power Sup	oply Input Current	I <sub>DD</sub>	0.6	1.2	1.8	Α	2
Power Cor	nsumption	Pc		14.4	21.6	Watt	2
Inrush Cur	rent	I <sub>RUSH</sub>	-		7.5	Α	3
	Input Differential Voltage	V <sub>ID</sub>	200	400	600	$mV_{DC}$	4
LVDS	Differential Input High Threshold Voltage	V <sub>TH</sub>	+100		+300	$mV_{DC}$	4
Interface	Differential Input Low Threshold Voltage	V <sub>TL</sub>	-300		-100	$mV_{DC}$	4
	Input Common Mode Voltage	V <sub>ICM</sub>	1.10	1.25	1.40	$V_{DC}$	4
CMOS	Input High Threshold Voltage		2.7		3.3	V <sub>DC</sub>	
Interface Input Low Threshold Voltage		V <sub>IL</sub> (Low)	0		0.6	$V_{DC}$	
Backlight F	Power Consumption	P <sub>BL</sub>		209.6	216.2	Watt	
Life Time			30,000			Hours	

#### Note:

- The ripple voltage should be controlled under 10% of  $V_{\text{CC}}$
- 2.  $V_{DD}$  = 12.0V, Fv = 120Hz,  $F_{CLK}$  = 77.29MHz , 25  $^{\circ}$ C , Test Pattern : White Pattern >> refer to "Section:3.3 Signal Timing Specification, Typical timing"
- 3. Measurement condition: Rising time = 400us








#### T645HF02 V1 Product Specification Rev. 0.1


### **4.** $V_{ICM} = 1.25V$



### 3.2 AC Electrical Characteristics

	Parameter	Symbol		Value		Unit	Note
	rafametei	Syllibol	Min.	Тур.	Max	Offic	Note
	Input Channel Pair Skew Margin	t <sub>SKEW (CP)</sub>	-500		+500	ps	1
LVDS	Receiver Clock : Spread Spectrum  Modulation range	Fclk_ss	Fclk -3%		Fclk +3%	MHz	2
Interface	Receiver Clock : Spread Spectrum  Modulation frequency	Fss	30		200	KHz	2
	Receiver Data Input Margin Fclk = 85 MHz Fclk = 65 MHz	tRMG	-0.4 -0.5		0.4 0.5	ns	3

### 1. Input Channel Pair Skew Margin




Note: x = 0, 1, 2, 3, 4






#### T645HF02 V1 Product Specification Rev. 0.1

2. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures



### 3. Receiver Data Input Margin

Parameter	Symbol		Rating		Unit	Note
Farameter	Syllibol	Min	Туре	Max	Oilit	Note
Input Clock Frequency	Fclk	Fclk (min)		Fclk (max)	MHz	T=1/Fclk
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	







- **5.** The relative humidity must not exceed 80% non-condensing at temperatures of  $40\,^{\circ}$ C or less. At temperatures greater than  $40\,^{\circ}$ C, the wet bulb temperature must not exceed  $39\,^{\circ}$ C. When operate at low temperatures, the brightness of LED will drop and the life time of LED will be reduced.
- **6.** The lifetime (MTTF) is defined as the time which luminance of LED is 50% compared to its original value. [Operating condition: Continuous operating at  $Ta = 25\pm2^{\circ}$ C]





## 3.3 Interface Connections

**LCD connector:** FI-RE51S-HF (Manufactured by JAE) Mating connector: FI-RE51S-HL (Manufactured by JAE)

1710	ating connector.	ri-nebio-ne (Manufactured by JAE)			
PIN	Symbol	Description	PIN	Symbol	Description
1	$V_{DD}$	Power Supply, +12V DC Regulated	26	CH4_0+	LVDS Channel 4, Signal 0+
2	$V_{DD}$	Power Supply, +12V DC Regulated	27	CH4_1-	LVDS Channel 4, Signal 1-
3	$V_{DD}$	Power Supply, +12V DC Regulated	28	CH4_1+	LVDS Channel 4, Signal 1+
4	$V_{DD}$	Power Supply, +12V DC Regulated	29	CH4_2-	LVDS Channel 4, Signal 2-
5	$V_{DD}$	Power Supply, +12V DC Regulated	30	CH4_2+	LVDS Channel 4, Signal 2+
6	GND	Ground	31	GND	Ground
7	GND	Ground	32	CH4_CLK-	LVDS Channel 4, Clock -
8	GND	Ground	33	CH4_CLK+	LVDS Channel 4, Clock +
9	GND	Ground	34	GND	Ground
10	CH2_0-	LVDS Channel 2, Signal 0-	35	CH4_3-	LVDS Channel 4, Signal 3-
11	CH2_0+	LVDS Channel 2, Signal 0+	36	CH4_3+	LVDS Channel 4, Signal 3+
12	CH2_1-	LVDS Channel 2, Signal 1-	37	CH4_4-	LVDS Channel 4, Signal 4-
13	CH2_1+	LVDS Channel 2, Signal 1+	38	CH4_4+	LVDS Channel 4, Signal 4+
14	CH2_2-	LVDS Channel 2, Signal 2-	39	GND	Ground
15	CH2_2+	LVDS Channel 2, Signal 2+	40	Reserve	AUO Internal Use Only
16	GND	Ground	41	Reserve	AUO Internal Use Only
17	CH2_CLK-	LVDS Channel 2, Clock -	42	Reserve	AUO Internal Use Only
18	CH12_CLK+	LVDS Channel 2, Clock +	43	Reserve	AUO Internal Use Only
19	GND	Ground	44	HDR_IN	HDR Function ON/OFF Selection Open/ Low: HDR Function Disable High: HDR Function Enable
20	CH2_3-	LVDS Channel 2, Signal 3-	45	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA
21	CH2_3+	LVDS Channel 2, Signal 3+	46	Reserve	AUO Internal Use Only
22	CH2_4-	LVDS Channel 2, Signal 4-	47	3D_SEL	Open/High(3.3V) for 2D, Low(GND) for 3D
23	CH2_4+	LVDS Channel 2, Signal 4+	48	BITSEL	Open/High(3.3V) for 10bit, Low(GND) for 8bit
24	GND	Ground	49	Reserve	AUO Internal Use Only
25	CH4_0-	LVDS Channel 4, Signal 0-	50	Reserve	AUO Internal Use Only
			51	Reserve	AUO Internal Use Only





**LCD connector:** FI-RE41S-HF (Manufactured by JAE) Mating connector: FI-RE41S-HL (Manufactured by JAE)

	•	•	,		
PIN	Symbol	Description	PIN	Symbol	Description
1	$V_{DD}$	Power Supply, +12V DC Regulated	21	CH1_3+	LVDS Channel 1, Signal 3+
2	$V_{DD}$	Power Supply, +12V DC Regulated	22	CH1_4-	LVDS Channel 1, Signal 4-
3	$V_{DD}$	Power Supply, +12V DC Regulated	23	CH1_4+	LVDS Channel 1, Signal 4+
4	$V_{DD}$	Power Supply, +12V DC Regulated	24	GND	Ground
5	$V_{DD}$	Power Supply, +12V DC Regulated	25	CH3_0-	LVDS Channel 3, Signal 0-
6	GND	Ground	26	CH3_0+	LVDS Channel 3, Signal 0+
7	GND	Ground	27	CH3_1-	LVDS Channel 3, Signal 1-
8	GND	Ground	28	CH3_1+	LVDS Channel 3, Signal 1+
9	GND	Ground	29	CH3_2-	LVDS Channel 3, Signal 2-
10	CH1_0-	LVDS Channel 1, Signal 0-	30	CH3_2+	LVDS Channel 3, Signal 2+
11	CH1_0+	LVDS Channel 1, Signal 0+	31	GND	Ground
12	CH1_1-	LVDS Channel 1, Signal 1-	32	CH3_CLK-	LVDS Channel 3, Clock -
13	CH1_1+	LVDS Channel 1, Signal 1+	33	CH3_CLK+	LVDS Channel 3, Clock +
14	CH1_2-	LVDS Channel 1, Signal 2-	34	GND	Ground
15	CH1_2+	LVDS Channel 1, Signal 2+	35	CH3_3-	LVDS Channel 3, Signal 3-
16	GND	Ground	36	CH3_3+	LVDS Channel 3, Signal 3+
17	CH1_CLK-	LVDS Channel 1, Clock -	37	CH3_4-	LVDS Channel 3, Signal 4-
18	CH1_CLK+	LVDS Channel 1, Clock +	38	CH3_4+	LVDS Channel 3, Signal 4+
19	GND	Ground	39	GND	Ground
20	CH1_3-	LVDS Channel 1, Signal 3-	40	NC	No Connect

Note 1: All GND (ground) pins should be connected together and should also be connected to the LCD's metal frame.

NC


Note 2: All  $V_{\text{DD}}$  (power input) pins should be connected together.

Note 3: All Reserved pins should be open without voltage input.

Note 4: All NC pins should be open without voltage input

Note 5: Signal should be sent as following sequence: 1<sup>st</sup> line: right eye, 2<sup>nd</sup> line: left eye

(T-con on upper side ; Rotate Disable)




No Connect






## LVDS Option = High/Open→NS



Note: x = 1, 2, 3, 4...

## LVDS Option = Low→JEIDA



Note: x = 1, 2, 3, 4...



## 3.4 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Signal	Item	Symbol	Min.	Тур.	Max	Unit
	Period	Tv	1090	1130	1392	Th
Vertical Section	Active	Tdisp (v)		1080		Th
	Blanking	Tblk (v)	10	50	312	Th
	Period	Th	540	570	580	Tclk
Horizontal Section	Active	Tdisp (h)		480		Tclk
	Blanking	Tblk (h)	60	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz


#### Notes:

- (1) Display position is specific by the rise of DE signal only.
  Horizontal display position is specified by the rising edge of 1<sup>st</sup> DCLK after the rise of 1<sup>st</sup> DE, is displayed on the left edge of the screen.
- (2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1<sup>st</sup> data corresponding to one horizontal line after the rise of 1<sup>st</sup> DE is displayed at the top line of screen.
- (3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.
- (4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.





## 3.5 Signal Timing Waveforms







## 3.6 Color Input Data Reference

The brightness of each primary color (red, green and blue) is based on the 10 bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.


### **Color Data Reference**

	COIOI Data																														
														Ir	put	Col	lor [	Data	ì												
	Color					RE	ΕD								(	GRI	ΞEΝ	1								BL	UE				
	00101	MS	B							L	SB	MSB LSB								SB	MSB LSB										
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	B8	В7	В6	B5	В4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	Blue(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(001)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R																															
	RED(1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
G																															
	GREEN(1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	BLUE(000)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE(001)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
В																															
	BLUE(1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0
	BLUE(1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1



### T645HF02 V1 Product Specification Rev. 1.0

## 3.7 Power Sequence for LCD



Davamatar		Unit		
Parameter	Min.	Type.	Max.	Unit
t1	0.4		30	ms
t2	0.1		50	ms
t3	450			ms
t4	0*1			ms
t5	0			ms
t6			*2 	ms
t7	500			ms
t8	10		50	ms
t9	0			ms

#### Note:

- (1) t4=0 : concern for residual pattern before BLU turn off.
- (2) t6 : voltage of VDD must decay smoothly after power-off. (customer system decide this value)
- (3) When CMOS Interface is N.C. (no connection), opened in Transmitted end, T8 timing spec can be negligible





## 3.8 Backlight Specification

The backlight unit contains 8pcs LED lightbar

## 3.8.1 Electrical specification

						Spec			
	Item	Sym	ıbol	Condition	Min	Тур	Max	Unit	Note
1	Input Voltage	VD	DB	-	22.8	24	25.2	VDC	-
2	Input Current	I <sub>DI</sub>	DB	VDDB=24V		8.73	9.01	ADC (rms)	1
3	Input Power	Po	DB	VDDB=24V		209.6	216.2	W	1
4	Inrush Current	I <sub>RL</sub>	JSH	VDDB=24V			TBD	ADC (peak)	2
_	0.10%	.,	ON	\/DDD 64\/	2	-	3.3	, ,	-
5	On/Off control voltage	$V_{BLON}$	OFF	VDDB=24V	0		0.8	VDC	3
6	On/Off control current	I <sub>BL</sub>	I <sub>BLON</sub>		-	-	1.5	mA	-
_	D: : 0 : 17/1:	V DIM	MAX	VDD5 644	3.1	-	5.5	VDC	4
7	Dimming Control Voltage	V_DIM	MIN	VDDB=24V	-	0	-	VDC	-
8	Dimming Control Current	I_C	OIM	VDDB=24V	-	-	2	mADC	-
9	Internal Dimming Ratio	DIM	1_R	VDDB=24V	5	-	100	%	5
10	External PWM	V EDW11	MAX	VDDB=24V	2	-	3.3	\/D0	-
10	Control Voltage	V_EPWM	MIN	VDDB=24V	0	-	0.8	VDC	-
11	External PWM Control Current	L_EP	WM	VDDB=24V	-	-	2	mADC	-
12	External PWM Duty ratio	D_EF	PWM	VDDB=24V	5	-	100	%	5
13	External PWM Frequency	F_EF	PWM	VDDB=24V	140	180	240	Hz	-
		DET	НІ		Ор	en Colle	ctor	VDC	6
14	DET status signal DET Lo	DET	VDDB=24V	0	-	0.8	VDC	6	
15	Input Impedance	Rin		VDDB=24V	300			Kohm	

Note 2: Measurement condition Rising time = 20ms (VDDB : 10%~90%);

Note 3: When BLU off ( VDDB = 24V , VBLON = 0V) , IDDB (max) = 0.02A

© Copyright AUO Optronics Corp. 2010 All Rights Reserved.

Note 4: V\_DIM voltage of 100% duty ratio =3.1V~3.3V means Burst Mode entry point should be located between

3.1V and 3.3V.

Note 5: Less than 5% dimming control is functional well and no backlight shutdown happened

Note 6: Normal: 0~0.8V; Abnormal: Open collector





## 3.8.2 Input Pin Assignment

### 14pin pin assignment


Connector: CI0114M1HR0-NH

Pin NO.	Pin NO. Symbol Pin Configuration (function)				
1	VDDB	Operating Voltage Supply, +24V DC regulated			
2	VDDB	Operating Voltage Supply, +24V DC regulated			
3	VDDB	Operating Voltage Supply, +24V DC regulated			
4	VDDB	Operating Voltage Supply, +24V DC regulated			
5	VDDB	Operating Voltage Supply, +24V DC regulated			
6	BLGND	Ground and Current Return			
7	BLGND	Ground and Current Return			
8	BLGND	Ground and Current Return			
9	BLGND	Ground and Current Return			
10	BLGND	Ground and Current Return			
11	DET	BLU status detection: Normal : 0~0.8V ; Abnormal : Open collector (Recommend Pull high R > 10K, VDD = 3.3V)			
12	VBLON	BL On-Off: High/Open (2.0V~3.3V) for BL On, Low (GND) for off			
13	Internal PWM(VDIM)	Internal PWM (0~3.3V for 5%~100% Duty, open for 100%) < NC; at External PWM mode>			
14	External PWM (PDIM)	External PWM (5%~100% Duty, open for 100%) < NC; at Internal PWM mode>			

### 12pin pin assignment

Connector: CI0112M1HR0-NH

Connector. Giottziviti ito-ivit						
Pin NO.	Symbol Pin Configuration (function)					
1	VDDB	Operating Voltage Supply, +24V DC regulated				
2	VDDB	Operating Voltage Supply, +24V DC regulated				
3	VDDB	Operating Voltage Supply, +24V DC regulated				
4	VDDB	Operating Voltage Supply, +24V DC regulated				
5	VDDB	Operating Voltage Supply, +24V DC regulated				
6	BLGND	Ground and Current Return				
7	BLGND	Ground and Current Return				
8	BLGND	Ground and Current Return				
9	BLGND	Ground and Current Return				
10	BLGND	Ground and Current Return				
11	NC	NC				
12	NC	NC				



PWM Dimming: include Internal and External PWM Dimming






#### T645HF02 V1 Product Specification Rev. 1.0


(Note\*) IF External PWM function less than 5% dimming ratio. Judge condition as below:

- (1) Backlight module must be lighted ON normally.
- (2) All protection function must work normally.
- (3) Uniformity and flicker could NOT be guaranteed

## 3.8.3 Power Sequence for Backlight



## **Dip condition for Inverter**



Dovemeter		Units		
Parameter	Min	Тур	Max	Offics
T1	20	-	-	ms
T2	500	-	-	ms
Т3	250	-	-	ms
T4	0	-	-	ms
T5	1	-	-	ms
T6	-	-	10	ms






## 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 45 minutes in a dark environment at 25 °C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\varphi$  and  $\theta$  equal to  $0^\circ$ .

Fig.1 presents additional information concerning the measurement equipment and method.



		1 -	- 1					
	Parameter	Cumphal		Values		Unit	Notes	
raidilletei		Symbol	Min.	Тур.	Max	Unit	140163	
Contrast	Ratio(2D)	CR	3200	4000			1	
Curtosal	Luminanaa (M/hita)	L <sub>WH</sub> (2D)	288	360		cd/m <sup>2</sup>	2	
Surface i	Luminance (White)	L <sub>WH</sub> (3D)	144	180			7	
Luminan	ce Variation	δ <sub>WHITE(9P)</sub>			1.3		3	
Respons	e Time (G to G)	Тү	-	5.5		Ms	4	
Color Ga	mut	NTSC		72		%		
Color Co	ordinates							
	Red	R <sub>X</sub>		0.630				
		R <sub>Y</sub>		0.330				
	Green	G <sub>X</sub>		0.320	Typ.+0.03			
		G <sub>Y</sub>	Typ0.03 0.620 0.150	0.620				
	Blue	B <sub>X</sub>		0.150				
		B <sub>Y</sub>		0.040				
	White	W <sub>X</sub>		0.280				
		W <sub>Y</sub>		0.290				
Viewing A	Angle						5	
	x axis, right(φ=0°)	$\theta_{r}$		89		degree		
2D	x axis, left(φ=180°)	θι		89		degree		
	y axis, up(φ=90°)	$\theta_{u}$		89		degree		
	y axis, down (φ=270°)	$\theta_{\sf d}$		89		degree		
3D	y axis, up + down	$\theta_{u}$	13	30		degree	6,7	
	x axis, right+left	$\theta_{r_+}\theta_I$	90	100		degree	6,7	
3D cross	talk (middle)			1	3	%	6,7	
3D cross	talk (vertical)				10	%	6,7	

© Copyright AUO Optronics Corp. 2010 All Rights Reserved.

Page 20 / 34





#### Note:

1. Contrast Ratio (CR) is defined mathematically as:


Contrast Ratio= 
$$\frac{\text{Surface Luminance of L}_{\text{on5}}}{\text{Surface Luminance of L}_{\text{off5}}}$$


- Surface luminance is luminance value at point 5 across the LCD surface 50cm from the surface with all pixels displaying white. From more information see FIG 2. LED input VDDB =24V, I<sub>DDB</sub>. = 9 ADC(ms),. L<sub>WH</sub>=Lon5 where Lon5 is the luminance with all pixels displaying white at center 5 location.
- 3. The variation in surface luminance,  $\delta$ WHITE is defined (center of Screen) as:  $\delta_{WHITE(9P)} = Maximum(L_{on1}, L_{on2},...,L_{on9}) / Minimum(L_{on1}, L_{on2},...L_{on9})$
- 4. Response time  $T_{\gamma}$  is the average time required for display transition by switching the input signal for five luminance ratio (0%,25%,50%,75%,100% brightness matrix) and is based on  $F_{\nu}$ =120Hz to optimize.

Measured				Target		
Response Time		0%	25%	50%	75%	100%
	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
Start	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.
- 6. head in 0 degrees vertical angle from mid axis

#### FIG. 2 Luminance











### FIG.3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "any level of grey(bright) " and "any level of gray(dark)".



## FIG.4 Viewing Angle









- 7. 3D performance specification is expressed by 3D luminance, 3D Crosstalk and 3D viewing angle. 3D luminance which is defined by summation of left and right eye brightness under wearing glasses condition is measured at panel center point. Also, 3D crosstalk is measured at panel center point.
  - a. Cross talk (middle) is defined by observation position which is 2.4m distance from panel center point and human head in 0 degree steady vertical angle from panel mid axis level.
  - b. Cross talk (in vertical viewing angle) is defined by observation position which is 2.4m distance from panel center point and observation range within specified degrees of vertical angle from panel mid axis level. For more information, refer to 6-5 3D Measurement of 3D view angle.

#### 7-1 Notation of measurement.



#### 7-2 Measurement Configuration


4-test patterns (first character refers to Left eye gray level; second one refers to Right eye gray level). W is defined as brightness gray level; K is defined as dark state where black and white lines are displayed on even or odd lines.



#### 7-3 Measurement of 3D luminance


- a. Test pattern WW is displayed, measuring distance is 50cm.
- b. Left or right eyeglass are placed in front of SR3 or equivalent equipment (as FIG1 showed) successively and luminance is measured at panel center point where the notation for luminance measurement is RL(W,W) and LL(W,W).





$$3D \ Lum = R_L(W, W) + L_L(W, W)$$

- 7-4 Measurement of 3D Crosstalk
  - a. Test patterns KW, WK and KK are displayed, measuring distance is 2.4m.
  - b. Right or left eyeglass is placed in front of SR3 or equivalent equipment (as FIG1 showed) successively and luminance is measured at panel center point




$$Crosstalk_R = \frac{R_L(W, K) - R_L(K, K)}{R_L(K, W) - R_L(K, K)} \times 100\%$$

$$Crosstalk_{L} = \frac{L_{L}(K, W) - L_{L}(K, K)}{L_{L}(W, K) - L_{L}(K, K)} \times 100\%$$

$$Crosstalk = \frac{Crosstalk_R + Crosstalk_L}{2}$$

#### 7-5 Measurement of 3D view angle

The angles are determined for the vertical or y axis with respect to the z axis which is normal to the LCD module surface and measured at panel center position.







## 5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model T645HF02 V1. In addition the figures in the next page are detailed mechanical drawing of the LCD.

	Horizontal	1479.7mm	
Outline Dimension	Vertical	887.9mm	
	Donth	17.6mm	
	Depth	(thinnest)	
Asti a Bisala Assa	Horizontal	1428.48 mm	
Active Display Area	Vertical	803.52 mm	
Weight	<45,000g (Typ.)		





T645HF02 V1 Product Specification

Front View (TBD)



**Back View (TBD)** 





## 6. Reliability Test Items

	Test Item	Q'ty	Condition
1	High temperature storage test	3	60℃, 300hrs
2	Low temperature storage test	Low temperature storage test 3 -20°C, 300hrs	
3	High temperature operation test	3	50℃, 300hrs
4	Low temperature operation test	3	-5°C, 300hrs
7	Vibration test (With carton)	6	Random wave (1.05G RMS, 10-200Hz) 10mins/ Per each X,Y,Z axes
8	Drop test (With carton)	6	Height: 25.4 cm (ASTMD4169-I) 1 corner, 3 edges, 6 surfaces
			(refer ASTM D 5276)





## 7. International Standard

### 7.1 Safety


- (1) IEC 60950-1: 2001, IEC 60065:2001; Standard for Safety of International Electrotechnical Commission
- (2) EN 60950 : 2001+A11, EN 60065:2002+A1:2006; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.


#### **7.2 EMC**

- (1) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHz to 40GHz. "American National standards Institute(ANSI), 1992
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization. (CENELEC), 1998



## 8. Packing






#### **Green mark description**

- (1) For Pb Free Product, AUO will add for identification.
- (2) For RoHs compatible products, AUO will add RoHS for identification.

Note: The green Mark will be present only when the green documents have been ready by AUO internal green team. (definition of green design follows the AUO green design checklist.)

### **B. Carton Label:**








### T645HF02 V1 Product Specification Rev. 1.0

## 8-2 Packing Methods:








## 8-3 Pallet and Shipment Information

			Specification					
	Item	Qty.	Qty. Dimension Weight (kg)		Remark			
1	Packing Box	6pcs/box	6pcs/box 1634(L)mm*555(W)mm*1035(H)mm					
2	Pallet	1	1 1660(L)mm*1150(W)mm*132(H)mm 20					
3	Boxes per Pallet	2 boxes/Pal	2 boxes/Pallet (By Air) ; 2 Boxes/Pallet (By Sea)					
4	Panels per Pallet	10 pcs/palle	10 pcs/pallet(By Air) ; 10 pcs/Pallet (By Sea)					
5	Pallet	10 (by Air) 1660(L)mm*1150(W)mm*1167(H)mm 456(by Air)						
	after packing 20 (by Sea) 1660(L)mm*1150(W)mm*2334(H)mm 832(b		832(by Sea)	40ft HQ				





## 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

### 9-1 MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. twisted stress) is not applied to module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter cause circuit broken by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizer with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizer. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9-2 OPERATING PRECAUTIONS

- (1) The device listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage: V=±200mV(Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer..)
- (4) Brightness of CCFL depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- longer.
  (5) Be careful for condensation at sudden temperature change. Condensation makes damage to
- polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.

  (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.





be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

#### 9-3 ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wristband etc. And don't touch interface pin directly.

### 9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 9-5 STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

#### 9-6 HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) The protection film is attached to the bezel with a small masking tape. When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the bezel after the protection film is peeled off.
- (3) You can remove the glue easily. When the glue remains on the bezel or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.